# 2, 4 and 8-Channel Low-Capacitance ESD Protection Array

#### **Product Description**

The CM1231–02SO is a member of the XtremeESD<sup>m</sup> product family and is specifically designed for next generation deep submicron ASIC protection. These devices are ideal for protecting systems with high data and clock rates and for circuits requiring low capacitive loading such as USB 2.0.

The CM1231–02SO incorporates the PicoGuard XP<sup>m</sup> dual stage ESD architecture which offers dramatically higher system level ESD protection compared with traditional single clamp designs. In addition, the CM1231–02SO provides a controlled filter roll–off for even greater spurious EMI suppression and signal integrity.

The CM1231–02SO protects against ESD pulses up to  $\pm 12$  kV contact on the "OUT" pins per the IEC 61000–4–2 standard.

The device also features easily routed "pass-through" differential pinouts in a 6-lead SOT23 package.

## Features

- Two Channels of ESD Protection
- Exceeds ESD Protection to IEC61000-4-2 Level 4:
  ±12 kV Contact Discharge (OUT Pins)
- Two-Stage Matched Clamp Architecture
- Matching–of–Series Resistor (R) of  $\pm 10 \text{ m}\Omega$  Typical
- Flow-Through Routing for High-Speed Signal Integrity
- Differential Channel Input Capacitance Matching of 0.02 pF Typical
- Improved Powered ASIC Latchup Protection
- Dramatic Improvement in ESD Protection vs. Best in Class Single–Stage Diode Arrays
  - 40% Reduction in Peak Clamping Voltage
  - 40% Reduction in Peak Residual Current
- Withstands over 1000 ESD Strikes\*
- Available in a SOT23-6 Package
- These Devices are Pb-Free and are RoHS Compliant

#### Applications

- USB Devices Data Port Protection
- General High-Speed Data Line ESD Protection




## **Wh Semiconductor**

http://onsemi.com



SOT23–6 SO SUFFIX CASE 527AJ

## MARKING DIAGRAM



D312 = Specific Device Code M = Date Code • = Pb-Free Package (Note: Microdot may be in either location)


#### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
CM1231-02SO	SOT23–6 (Pb–Free)	3000/Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

<sup>\*</sup>Standard test condition is IEC61000–4–2 level 4 test circuit with each (A<sub>OUT</sub>/B<sub>OUT</sub>) pin subjected to ±12 kV contact discharge for 1000 pulses. Discharges are timed at 1 second intervals and all 1000 strikes are completed in one continuous test run.

## ELECTRICAL SCHEMATIC



Symbol	Parameter	Conditions	Min	Тур	Max	Units
VP	Operating Supply Voltage			5	5.5	V
I <sub>CC5</sub>	Operating Supply Current	V <sub>P</sub> = 5 V			1	μΑ
VF	Diode Forward Voltage Top Diode Bottom Diode	I <sub>F</sub> = 8 mA, T <sub>A</sub> = 25°C	0.60 0.60	0.80 0.80	0.95 0.95	V
V <sub>ESD</sub>	ESD Protection, Contact Discharge per IEC 61000–4–2 Standard OUT–to–V <sub>N</sub> Contact IN–to–V <sub>N</sub> Contact	T <sub>A</sub> = 25°C	±12 ±4			kV
I <sub>RES</sub>	Residual ESD Peak Current on RDUP (Resistance of Device Under Protection)	IEC 61000–4–2 8 kV RDUP = 5 Ω, T <sub>A</sub> = 25°C		2.3		A
V <sub>CL</sub>	Channel Clamp Voltage Positive Transients Negative Transients	$I_{PP}$ = 1 A, $T_A$ = 25°C, $t_P$ = 8/20 µs, Zap at OUT, Measure at IN		+9 -1.4		V
R <sub>DYN</sub>	Dynamic Resistance Positive Transients Negative Transients	$I_{PP}$ = 1 A, $T_A$ = 25°C, $t_P$ = 8/20 µs, Zap at OUT, Measure at IN		0.4 0.3		Ω
C <sub>OUT</sub>	OUT Capacitance	$      f = 1 \text{ MHz}, \text{ V}_{\text{P}} = 5.0 \text{ V}, \text{ V}_{\text{IN}} = 2.5 \text{ V}, \\ \text{V}_{\text{OSC}} = 30 \text{ mV} \\ (\text{Note 2}) $		1.5		pF
$\Delta C_{OUT}$	Channel to Channel Capacitance Match	f = 1 MHz, $V_P$ = 5.0 V, $V_{IN}$ = 2.5 V, $V_{OSC}$ = 30 mV		0.02		pF
R <sub>S</sub>	Series Resistance			1		Ω
$\Delta R_S$	Channel to Channel Resistance Match			±10	±30	mΩ

## Table 3. ELECTRICAL OPERATING CHARACTERISTICS (Note 1)

1. All parameters specified at  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$  unless otherwise noted. 2. Capacitance measured from OUT to V<sub>N</sub> with IN floating.

## SINGLE AND DUAL CLAMP ESD PROTECTION

The following sections describe the standard single clamp ESD protection device and the dual clamp ESD protection architecture of the CM1231–02SO.

### Single Clamp ESD Protection

Conceptually, an ESD protection device performs the following actions upon a strike of ESD discharge into the protected ASIC (see Figure 1).

1. When an ESD potential is applied to the system under test (contact or air




Figure 2. Dual Clamp ESD Protection Block Diagram

## CM1231-02SO ARCHITECTURE OVERVIEW

The PicoGuard XP<sup> $^{\text{M}}$ </sup> two-stage per channel matched clamp architecture with isolated clamp rails features a series element to radically reduce the residual ESD current (I<sub>RES</sub>) that enters the ASIC under protection (see Figure 3). From stage 1 to stage 2, the signal lines go through matched dual 1  $\Omega$  resistors.

The function of the series element (dual 1  $\Omega$  resistors for the CM1231–02SO) is to optimize the operation of the stage two diodes to reduce the final  $I_{RES}$  current to a minimum while maintaining an acceptable insertion impedance that is negligible for the associated signaling levels.

Each stage consists of a traditional low-cap Dual Rail Clamp structure which steer the positive or negative ESD

Advantages of the CM1231-02SO Dual Stage ESD Protection Architecture

Figure 4 illustrates a single stage ESD protection device. The inductor element represents the parasitic inductance arising from the bond wire and the PCB trace leading to the ESD protection diodes.





Figure 4. Single Stage ESD Protection Model

Figure 5 illustrates one of the two CM1231–02SO channels. Similarly, the inductor elements represent the parasitic inductance arising from the bond wire and PCB traces leading to the ESD protection diodes as well.



## GRAPHICAL COMPARISON AND TEST SETUP

The following graphs (see Figure 6, Figure 7 and Figure 8) show that the CM1231–02SO (dual stage ESD protector) lowers the peak voltage and clamping voltage by 40% across a wide range of loading conditions in comparison to a standard single stage device. This data was derived using the test setups shown in Figure 9 and Figure 10.




Figure 6. IEC 61000-4-2 Vpeak vs. Loading (RDUP\*)




Figure 7. IEC 61000–4–2 Vclamp vs. Loading (RDUP\*)

\*RDUP indicates the amount of Resistance (load) supplied to the Device Under Protection (DUP) through a variable resistor.





Figure 8. IEC 61000-4-2 IRES (Residual ESD Peak Current) vs. Loading (RDUP)








Figure 10. CM1231-02SO Test Setup

# PERFORMANCE INFORMATION




Figure 11. Clamping Voltage vs. Peak Current




Figure 12. Capacitance vs. Bias Voltage

## PERFORMANCE INFORMATION (Cont'd)

Typical Filter Performance (Nominal Conditions unless Specified Otherwise, 0 V DC bias, 50 Ω Environment)




Figure 13. Typical Single–Ended S21 Plot (1 dB/div, 3 MHz to 6 GHz)

#### APPLICATION INFORMATION

#### CM1231-02SO Application and Guidelines

The CM1231–02SO has an integrated zener diode between V<sub>P</sub> and V<sub>N</sub> (for each of the two stages). This greatly reduces the effect of supply rail inductance L<sub>2</sub> on V<sub>CL</sub> by clamping V<sub>P</sub> at the breakdown voltage of the zener diode. However, for the lowest possible V<sub>CL</sub>, especially when V<sub>P</sub> is biased at a voltage significantly below the zener breakdown voltage, it is recommended that a 0.22  $\mu$ F ceramic chip capacitor be connected between V<sub>P</sub> and the ground plane.

With the CM1231–02SO, this additional bypass capacitor is generally not required.

As a general rule, the ESD Protection Array should be located as close as possible to the point of entry of expected electrostatic discharges. The power supply bypass capacitor mentioned above should be as close to the  $V_P$  pin of the Protection Array as possible, with minimum PCB trace lengths to the power supply, ground planes and between the signal input and the ESD device to minimize stray series inductance.




Figure 14. Typical Layout with Optional VP Cap Footprint


#### Additional Information

See also ON Semiconductor Application Note, "Design Considerations for ESD Protection," in the Applications section.

PicoGuard XP is a trademark of Semiconductor Components Industries, LLC (SCILLC).







\*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot "

onsemi, , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="http://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or incruit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi